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Abstract 
Energy dissipation of interconnects is becoming a bottle neck for high performance integrated circuits. This energy 
dissipation is due to increase in inter-wire capacitance. As CMOS VLSI integration continues with shrinking feature 
size, the energy dissipation on the on-chip data buses and long capacitance also increases. This capacitance on on-chip 
data buses and long interconnects plays an important role in the reliability and performance of the system. These on-
chip data buses consumes major portion of wiring energy. To increase the reliability and performance of the system it 
is necessary to reduce the energy dissipation on the data bus. Hence transition energy reduction data bus encoding 
scheme is proposed which can reduce the energy dissipation on on-chip data buses. The proposed technique can able 
to reduce the energy dissipation by 32% to 40% for 12-bit, 21-bit, 38-bit and 71-bit data buses compare with 
unencoded data and 1% to 31% more compare with other existing techniques. 
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1. Introduction 
As the integration of high performance systems progresses into DSM and VDSM technologies, it poses 
many challenges to VLSI design engineers.  The scaling of transistors to increase the chip density has 
increased the sensitivity of CMOS technology devices to cause large energy dissipation, propagation 
delays and various noise mechanisms such as power supply noise, crosstalk noise, leakage noise, etc. Most 
of the energy is being wasted on the data buses, fault tolerant data buses and long interconnects as 
dynamic energy dissipation for charging and discharging of substrate or load capacitances and inter-wire 
or coupling capacitances. Unfortunately in deep submicron and very deep submicron technologies the 
distance between the paths of the bus decreases as a result inter wire capacitance increases which 
dominates the substrate capacitance and its magnitude is several times larger than substrate capacitance. 
The power consumption of on-chip wiring occupies a significant portion of total chip power consumption. 
In fact it is about 50% of total chip power consumption [1]. It has been estimated that more than 30% of 
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on-chip wiring power consumption is due to data buses and long interconnects and that fraction is growing 
with technology scaling. The characteristics of data buses and long interconnects such as wire spacing [2], 
wire length, driver strength, wire material, wire width, coupling length and signal transition time, etc. 
influences the coupling effect. This increased inter wire effect on on-chip data buses and on long global 
interconnects not only increase the dynamic energy dissipation but also deteriorate the signal integrity due 
to crosstalk noise and crosstalk delay. As a results these buses and interconnects becoming more sensitive 
and prone to errors caused by crosstalk noise and delay faults [3], [4], [5]. To increase the performance 
and reliability of the systems the data bus has to be fault tolerant. This can be achieved by employing the 
Error correcting codes on the data buses [3]. Since the energy consumption of the fault tolerant bus 
increase due to hardware overhead of ECC and increased switching activity the overall energy 
consumption of the system also increases. Hence it is necessary to reduce the energy dissipation on the 
fault tolerant buses. 
2. Energy dissipation on Data bus 
Reducing the energy consuming transitions can also reduce the crosstalk and delay faults [6], [7]. The 
coupling capacitance also depends upon the data   dependent transitions and the coupling effect will 
increase or decrease depending upon the relative switching activity between adjacent bus wires. Hence 
reducing switching activity eventually reduces the energy dissipation on fault tolerant data buses. 
Transition activity on the data bus can be reduced by employing bus encoding techniques which intern 
reduces the energy dissipation. Several data bus encoding techniques have been proposed to reduce energy 
consumption during bus transmission in literature. Reducing power consuming transitions by encoding the 
data on the data bus leads to reducing the bus activity hence overall power is saved. Over the past few 
years, a number of coding techniques have been proposed for reducing the transitions on a data bus. For 
data buses, one popular coding scheme is the bus invert coding technique proposed by Stan and Burleson 
[8]. Other variants of the bus invert coding schemes include a decomposition approach [9] and partial bus 
coding technique [10]. The energy dissipated due to coupling capacitance is analyzed in [11], [12], [13], 
[14],[15], [16]. For instruction buses Gray code [17], T0 code [18], the Beach code [19] have been 
proposed which reduces the transitions there by reducing the power dissipation. In almost all above 
mentions methods for data bus either coupling transitions or self transitions are considered [20]. The 
proposed method named Bus regrouping with Hamming distance reduces the energy dissipation not only 
on the data buses [16] but also on the fault tolerant data buses. 
Data buses and Interconnect design play an important role in modern VLSI systems by providing a 
communication medium between long distant points having low latency, small energy consumption, 
reliable and robustness against different noise mechanisms. An important figure of merit for data buses 
and long interconnects is the energy consumption which is a function of the routing materials, the bus 
topology and technology parameters. The approximate energy expression for the self transitions and 
coupling transitions considering lumped model of the bus is analyzed by Sotiriadis and Chandrakasan 
[11]. For the 3-bit data bus the same lumped model is considered here. Energy expression for 3-bit data 
bus can be expressed as 
 
 
E1= CL{ ( 1+Ȝ ) (V1f - V1i ) – Ȝ ( V2f – V2i ) } V1f                                                           (1)
  
E2= CL{  - Ȝ  ( V1f - V1i )  + ( 1+ 2Ȝ ) ( V2f – V2i ) – Ȝ (V3f – V3i ) } V2f                         (2) 
    
E3= CL{ - Ȝ (V2f – V2i ) – ( 1+Ȝ )  ( V3f – V3i ) } V3f                          (3) 
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E= E1+ E2 + E3                      (4) 
 
where V1f,  V2f and  V3f  are final voltages and V1i, V2i and V3i  are the initial voltages of the 3-bit data bus 
wires respectively.  V1f, V2f, V3f, V1i, V2i and V3i can be either Vdd or Ground potential. Combining the 
eq.1, eq.2 and eq.3 the total energy can be calculated as in eq.4..E1, E2, and E3 represent energy for wires 
1, 2 and 3, respectively. For a 0.18 nm CMOS technology and  minimum distance between wires, the ratio 
of coupled capacitance (CI) to substrate capacitance (CL) is Ȝ=3.2 [21]. The calculation for energy saved 
due to the reduction of transitions is given in [7]. 
3. Energy efficient fault tolerant Data bus encoding scheme 
The proposed energy efficient encoding technique called Bus Regrouping with Hamming Distance 
(BRG-HD)   is based on the number of coupling transitions occurring on the fault tolerant data bus when a 
new data is to be transmitted. In the following analysis assume 12-bit fault tolerant data bus i.e n=12. The 
proposed algorithm is given as follows: 
Let 12-bit data bus is represented by Fd [0:11] 
x Calculate the total CT (coupling transitions) and ST (self transitions) of the present bus data with the 
previous bus data  
x Calculate the energy dissipation due to self and coupling transitions. 
x If  total  CT >= (n/2) then 
x Consider the grouping of the present bus data. Now arrange the data on the fault tolerant data bus as 
follows: 
Odd Group: Fd 0 Fd 2 Fd 4 Fd 6 Fd 8 Fd 10  and  Even Group: Fd 1 Fd 3 Fd 5 Fd 7 Fd 9 Fd 11 
x The Hamming Distance between odd group of present data   and odd group of previous data is 
calculated. This is represented as HDO = Hamming Distance of Odd bits 
x The Hamming Distance between even group of present data    and even group of previous data is 
calculated. This is represented as HDE = Hamming Distance of Even bits 
x Transmit the data on the fault tolerant data bus by following the below conditions: 
  If HDO > HDE, flip the data in odd bit positions and append  bit ‘1’ on the left and bit ‘0’ on the 
right side of  the encoded data. 
  If HDE > HDO, flip the data in even bit positions and append bit ‘0’ on the left and bit ‘1’ on the 
right side of  the encoded data. 
  If HDO = HDE, flip the entire data and append bit ‘1’ on the left and bit ‘1’ on the right side of the 
encoded  data.    
x If total CT<n/2 is true then transmits the data as it is, append bit ‘0’ on the left and bit ‘0’ on the right 
side of the encoded data 
x Calculate the transitions due coupling and self capacitance on transmitted encoded data with present 
transmitting encoded data and energy dissipation. 
 
4. Experimental results 
       The proposed technique performance is compared with other six existing methods. The simulations 
are performed on 12-bit, 21-bit, 38-bit and 71-bit data buses with three groups of 10000 data vectors. The 
energy dissipation of self and coupling transitions are separately calculated. Energy saved is calculated 
based on the expression given in [7] and for 180nm CMOS technology, Ȝ = 3.2 [21]. It is shown in Table 
1 that the energy saved data bus is about 32%  to  40% compared to unencoded data transitions. The main 
advantage of proposed technique is that its efficiency in reduction of energy dissipation is increases as the 
bus width varies from 12-bit to 71-bit apart from Novel encoding technique. Other technique’s energy 
efficiency reduces as the bus width increases as seen from Fig-1. Its efficiency is compared with other six 
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existing techniques BINV[8], DYNAMIC[12], NOVEL [14], SINV[15] and EESCT[20] by varying input 
sample sizes and its performance is shown in Fig-2. It is observed from the simulation results that the 
proposed techniue can able to save 1%  to 31% more energy dissipation than others techniques. 
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Fig. 1. Comparison of Efficiency of different encoding    Fig. 2. Comparision of proposed technique with other 
techniques    
techniques  for 10000 inputs for different bus widths.      by varing input sample sizes for 71-bit data bus. 
 
Table 1. Energy saving (in % )of different encoding techniques 
METHOD 12-BIT 21-BIT 38-BIT 71-BIT 
BINV 30.47856 18.9871 11.30547 7.404307 
DYNAMIC 30.47904 22.62258 21.30986 17.25118 
NOVEL 27.46674 34.69618 38.97889 37.69846 
BRG-HD 32.99023 36.59154 40.5792 38.64329 
EESCT 29.4199 24.92111 20.01314 19.3946 
SINV 30.10994 20.81494 11.17055 9.251917 
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5. Conclusion 
The proposed energy saving technique for fault tolerant data bus reduces the energy dissipation on deep 
sub-micron buses. The main aim of the proposed technique is to reduce the switching activity which intern 
reduces the energy dissipation. Due to the reduction of overall transitions on the bus, not only energy 
dissipation reduces but also an error due to crosstalk reduces, because crosstalk is reduced by reduction of 
transitions. The simulation results show that the proposed technique saves around 32% to 40% of energy 
dissipation for 12-bit, 21-bit, 38-bit and 71-bit data buses compare with un-encoded data and around 1% 
to 31% more compare with other existing techniques. The main advantage of the proposed technique is 
that its energy saving efficiency is consistent with the increase of data bus width.  
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